Regviz

Microchip Technology /ATSAML11E15A /TRAM /INTENSET

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTENSET

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAML11E14A/TRAM/INTENSET#0x0

7 43 0 0 00 0 0 0 0 0 0 0 0 (ERR)ERR 0 (DRP)DRP

Description

Interrupt Enable Set

Fields

ERR

TrustRAM Readout Error Interrupt Enable
DRP

Data Remanence Prevention Ended Interrupt Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data